AMD
Processor (CPU)
AMD Opteron Quad Core Shanghai
Estimated price for AMD Opteron Quad Core Shanghai -
832.32€ - 1015.38€
Review ratings
|
AMD Opteron Quad Core Shanghai
Rating: 0
Number of votes: 0
|
|
|
Workmanship
Relevant cost
Serviceability
|
|
Technical specs and characteristics
General Features Socket: S1207 (Socket F); Core Core: Shanghai; Number of cores: 4; Process Technology: 45 nm; The Frequency Characteristics Clock frequency: 2800 MHz; System bus: HT; The multiplication factor: 14; The core voltage: 1.325 V; Integrated memory controller: Yes; Cache L1 cache: 128 KV; L2 cache: 2048 KV; L3 cache size: 6144 KB; Instruction Sets Instructions: MMX, SSE, SSE2, SSE3, SSE4, 3DNow!; Support AMD64/EM64T: Yes; Support for NX Bit: Yes; Support for Virtualization Technology: Yes; Additionally Typical heat: 75 W; Maximum operating temperature: 77
|
|
Product photography
AMD Opteron Quad Core Shanghai pictures
More pictures
|
|
|
Popular today
| | - 2-nuclear processor Socket S1207 (Socket F)
- frequency 3200 MHz
- the amount of cache L2: 2048 KB
- the core of Santa Rosa
- 90 nm process
- integrated memory controller
|
| | - 3-core processor Socket AM3
- frequency 3100 MHz
- the amount of cache L2: 1536 KB
- the core of Rana
- 45 nm process
- integrated memory controller
|
| | - 4-core processor, Socket LGA1155
- frequency 3700 MHz
- the amount of cache L2/L3: 1024 KB/8192 KB
- the core of Ivy Bridge-H2
- Celeron 22 nm
- integrated memory controller
|
Similar Processor (CPU)
|
|
Brief specs
- 4-core processor, Socket S1207 (Socket F)
- Frequency of 2800 MHz
- Cache L2/L3: 2048 Kb/6144 Kb
- Core Shanghai
- 45nm process technology
- Integrated memory controller
|
|
|
Brief specs
- 4-core processor, Socket S1207 (Socket F)
- Frequency of 2200 MHz
- Cache L2/L3: 2048 Kb/6144 Kb
- Core Shanghai
- 45nm process technology
- Integrated memory controller
|
|
|
Brief specs
- 4-core processor, Socket S1207 (Socket F)
- frequency 2300 MHz
- the amount of cache L2/L3: 2048 KB/6144 KB
- the core of Shanghai
- 45 nm process
- integrated memory controller
|
|