Intel
Processor (CPU)
Intel Xeon E5-2428LV2 Ivy Bridge-EN (1800MHz, LGA1356, L3 20480Kb)
Review ratings
|
Intel Xeon E5-2428LV2 Ivy Bridge-EN (1800MHz, LGA1356, L3 20480Kb)
Rating: 0
Number of votes: 0
|
|
|
Workmanship
Relevant cost
Serviceability
|
|
Tech specifications and features
General characteristics Socket: LGA1356; Kernel Kernel: Ivy Bridge-EN; Number of cores: 8; Celeron: 22 nm; Frequency characteristics Clock frequency: 1800 MHz; System bus: QPI; Integrated memory controller: yes; Cache The amount of L1 cache: 64 KB; The amount of L2 cache: 2048 KB; The amount of cache L3: 20480 KB; Instruction sets Instructions: MMX, SSE, SSE2, SSE3, SSE4; Support for AMD64/EM64T: yes; Support NX Bit: yes; Support Virtualization Technology: yes; Additionally Typical heat dissipation: 60 W;
|
|
Product photography
Intel Xeon E5-2428LV2 Ivy Bridge-EN (1800MHz, LGA1356, L3 20480Kb) pictures
More pictures
|
|
|
Popular today
| | - 2-nuclear processor Socket S1207 (Socket F)
- frequency 3200 MHz
- the amount of cache L2: 2048 KB
- the core of Santa Rosa
- 90 nm process
- integrated memory controller
|
| | - 3-core processor Socket AM3
- frequency 3100 MHz
- the amount of cache L2: 1536 KB
- the core of Rana
- 45 nm process
- integrated memory controller
|
| | - 4-core processor, Socket LGA1155
- frequency 3700 MHz
- the amount of cache L2/L3: 1024 KB/8192 KB
- the core of Ivy Bridge-H2
- Celeron 22 nm
- integrated memory controller
|
Similar Processor (CPU)
|
|
Brief specs
- 8-core processor, Socket LGA1356
- the frequency of 1800 MHz
- the amount of cache L2/L3: 2048 KB/20480 KB
- the core of Sandy Bridge-EN
- Celeron 32 nm
- integrated memory controller
|
|
|
Brief specs
- 8-core processor, Socket LGA1356
- the frequency of 1800 MHz
- the amount of cache L2/L3: 2048 KB/20480 KB
- the core of Sandy Bridge-EN
- Celeron 32 nm
- integrated memory controller
|
|
|
Brief specs
- 8-core processor, Socket LGA1356
- frequency 1900 MHz
- the amount of cache L2/L3: 2048 KB/20480 KB
- the core of Ivy Bridge-EN
- Celeron 22 nm
- integrated memory controller
|
|